I. INTRODUCTION

I
NSULATED gate bipolar transistor (IGBTs) generates heat due to power dissipation owing to the concurrency of voltage and current in the IGBT switching and conduction states. Traditionally, in an IGBT cell, the junction region has often been reported as the hottest region [1] , thus, the term junction temperature T j has commonly been used when referring to an IGBT device/chip temperature. In practice, however, the hottest point of an IGBT chip depends on load conditions and semiconductor technology used [2] . In multichip power devices the terminology virtual junction temperature T vj is often used and defined by Infineon and Hitachi in their applications notes [3] , [4] .
In order to extract T vj , thermal-electric models can be employed in power electronics converters estimating T vj from a temperature sensor adhered to the baseplate/heatsink [5] . It is well known that the estimated error of T vj becomes smaller when using a more detailed and, therefore, complex model [6] , R. T. Naayagi is with the School of Electrical and Electronic Engineering, Newcastle University International Singapore, Singapore 567739 (e-mail: naayagi.ramasamy@ncl.ac.uk). [16] trigger: sensor is used to trigger an event. read: sensor is used to read a measured value. All current sensors measure collector currents except + which measure gate current. [7] to the expense of required computational resources. Another technique to obtain T vj is to make use of temperature sensitive electrical parameters (TSEPs). Over the last two decades many TSEPs have been proposed that are summarized in Table I . TSEPs can be split into two groups: self-heating TSEP and nonself-heating TSEP (shown with * in Table I ). A self-heating TSEP measures the temperature at a time when current flows through the collector either when the collector current rises or falls during switching, or when it is nearly constant during onstate mode. A non-self-heating TSEP measures at a time where no current flows through the collector. Non-self-heating TSEPs give a better temperature indication as it detects T vj immediately prior a switching event or very shortly after a switching event. Table I . Any circuit added to a power converter must be small, lightweight, and of low cost. This is also applicable to the TSEP measurement circuit. Voltage sensors are simpler and lightweight compared to current sensors, and in general currentbased TSEPs (see Table I ) are not preferred from a practical perspective. The measurement of V CE(sat) and dV CE /dt requires voltage sensors connected between collector and emitter terminals. The sensor must deal with large voltage swings ranging between hundreds of volts (blocking stage) and few volts of on-state drop (saturation voltages). In order to protect the measurement circuit from high voltages additional hardware must be added as described in [8] , which leads to increased hardware complexity. t don and t doff TSEPs are not favorable as they are commonly short approximately several hundreds of nanoseconds depending on the switching performance and load current.
Excluding t don , t doff , current-based TSEPs, V CE(sat) , and dV CE /dt from Table I , V GE(M iller) and t GE(M iller) (time is normally in a fraction of tens of nanoseconds) are preferable TSEPs, but both of these TSEPs require the fast capture of a large set of data over a given period (i.e., the length of Miller plateau). Data must then be processed that requires specific software algorithms.
This letter proposes a TSEP that neither requires a current sensor or complex hardware to monitor the collector-emitter voltage nor does it require any processing algorithms to extract data. The proposed TSEP obtains information from the gateemitter voltage waveform V GE during turn-on. Measurement is made slightly before V GE(th) is reached. The TSEP is, therefore, called prethreshold voltage V GE(pre-th) . This TSEP is based on the temperature dependency of V GE(th) . V GE starts always from a fixed voltage level and as V GE(th) changes with temperature the gradient of the V GE waveform will change with temperature. Thus, any point along V GE can be used as TSEP. This knowledge allows the use of a simple counter that determines the point of measurement rather using a current sensor to determine when to measure. The counter will be triggered by the pulse width modulation (PWM) signal to synchronize the measurement. Besides low hardware requirement, the utilization of V GE(pre-th) has the advantage that at this point the collector current has not started to flow through the device, thus, V GE(pre-rmth) is a non-selfheating TSEP. All TSEPs in Table I are self-heating TSEPs except I C(leak) and I G(peak) , which, however, require current sensors.
II. PRETHRESHOLD VOLTAGE AS TSEP
The MOS structure of the IGBT gate comprises inherent capacitances (C GE , C GC , and C CE ) and the internal temperature dependent gate resistance R Gint (T). The input capacitances C GE and C GC need charging via an external gate resistor R Gext . R Gext , R Gint (T), C GE , and C GC form an RC circuit with the gate supply voltage V GG . V GE has the shape of an exponential function during the turn-on process starting from the PWM signal T 0 until V GE(th) . Fig. 1 shows the principal MOS structure connected to V GG and shows the principal V GE waveform from the PWM trigger point T 0 to V GE(th) which depends on the chip temperature.
The V GE waveform can be given as
Equation (1) shows that V GE is a function of R G(int) that is temperature dependent, therefore, R G(int) varies the gradient of the V GE waveform. Consequently, when measuring at a fixed point of time the voltage level changes with temperature and this effect can be used as TSEP, which is named prethreshold gate-emitter voltage V GE(pre-th) .
III. SIMULATION RESULTS
A 3.3 kV, 800 A IGBT power module DIM800NSM33-F, from Dynex Semiconductor was chosen as the reference module, used in the simulations and experimentation. The DIM800NSM33-F IGBT is a sixth generation trench gate soft punch-through IGBT. A simulation model derived from the datasheet was realized using SaberRD. The developed model included a dynamic electrothermal model that calculates T vj from a given thermal impedance and a thermal pin that represents the case temperature that can be defined as input as shown in Fig. 2 . Prior start of the simulation SaberRD sets T vj to the defined case temperature (T vj = T c ).This way, T vj can be varied by changing T c at the start of the simulation.
The double pulse tester shown in Fig. 2 was only simulated for one single impulse in order to establish the relation between T vj and V GE(pre-th) . The V GE turn-on period is shown in Fig. 3 at different temperatures. A gate resistor of 3.9 Ω for turn-on was used between the ideal pulsed voltage generator and the gate of the IGBT. The voltage V GE changes from −10 V which is OFF to +15 V which is ON. Fig. 3 shows that the gateemitter voltage waveform V GE is rising toward V GE(th) . As V GE(th) changes its value with respect to time as a function of temperature the slope of V GE changes, and therefore, the voltage level V GE(pre-th) , which is measured at a fixed time, changes with respect to temperature. Fig. 3 shows a discrepancy between all three voltage waveforms between 0.04 and 0.08 µs; above 0.08 µs is V GE(th) . V GE(pre-th) measurement at 0.06 µs results in 2.5, 3.1, and 3.6 V at 100°C, 60°C, and 20°C, respectively.
IV. CHARACTERIZATION OF V GE(pre-th)
A high voltage, high current IGBT test rig was set up based on the circuit shown in Fig. 2 . The DIM800NSM33-F was tested at 1800 V and a 800 A single current pulse in order to characterize V GE(pre-th) at different temperatures. A temperature controlled heat sink was used to alter the IGBT power module's T c . The heat sink has two independent controllable heat plates allowing to heat half of the chips of the power module at one temperature and the other half at a different temperature. V GE(pre-th) was measured by oscilloscope and the IGBT baseplate temperatures were measured with thermocouples as references. The thermocouples are Type K Stainless Steel Washer probes with a tolerance of ±1.5
• C [17] . In order to average out thermocouple errors, six thermocouples were utilized. Each thermocouple was placed in the middle between the six IGBT module mounting holes on the baseplate. A small groove was milled in the middle of the baseplate to avoid heat transfer between both heat plates when operating the heat plates at different temperatures. Different temperature settings have been used for the heat plate and after a temperature settling time the IGBT power module was turned on. A settling time is required to fulfil T vj = T c . Fig. 4 shows seven measurements. Five measurements where both heatsinks have the same temperature (red circle) and two measurements where half of the IGBT module baseplate (eight IGBT chips) was maintained at 20°C, whereas the other half (eight IGBT chips) was at 80°C and 100°C, respectively (blue star). Fig. 4 shows a nearly linear relationship between V GE(pre-th) and T vj . The sensitivity is −2.2 mV/°C. The sensitivity can be compared to V GE(th) and V GE(miller) that are −8 mV/°C [12] and −3 mV/°C [10] , respectively. However, this comparison is indicative as both references used different power modules. All three TSEPs show linearity over a temperature range between 20°C and 125°C. The heat plates used for the characterization were unable to keep a constant temperature at 125°C. Thus, linearity is indicated for values above 100°C in Fig. 4 as a dashed line. Fig. 4 also shows results from operating the IGBT power module at two different temperatures. Fig. 4 shows that in both cases (100°C/20°C and 80°C/20°C) V GE(pre-th) is tracking the higher temperature. Thus, one can conclude that V GE(pre-th) tracks the semiconductor chips with the highest temperature.
V. IMPLEMENTATION OF V GE(pre-th) MONITORING CIRCUIT
The photograph of the test rig is shown in Fig. 5  Fig. 6 shows the schematic of the IGBT T vj monitoring circuit using a digital counter that is easier to implement in PIC18F24K22 hardware compared to an analogue counter. The gate driver used in this experiment is the 2BB0535T-33 board from CONCEPT [18] . This is an isolated gate driver board that is typically used for high-voltage applications. If a nonisolated gate driver board is used (i.e., low-voltage applications), the PWM signal that triggers the start of the counter can be directly connected to the programmable interrupt controller (PIC). For isolated gate driver circuits, as used in this experiment, the introduction of an additional isolation path between the PWM signal and the input of the PIC would be expensive. In order to avoid this, a voltage edge detector was implemented in this experiment as shown in Fig. 6 . The edge detector is implemented at the gate side of the gate driver circuit and it triggers the counter once V GE reaches −8 V. In the experiment, a delay time of 1.18 µs was set. This is the best point of measurement just before V GE(th) . This point was found by using initial tests using data from the oscilloscope. Once the digital counter completes the counting it activates the embedded PIC analog-to-digital converter (ADC) to read the actual gate-emitter voltage V GE(pre-th) , and the value is transferred to the host computer.
To improve precision of the fixed delay, the PIC used has a high clock speed, 64 MHz, and this can be further increased using external clock. To minimize influence of the gate resistor on drifting of the fixed delay, the gate resistor used is a thick film surface mount resistor 1206, which is a low temperature tolerance resistor. As an alternative to a fixed time delay, it is also possible to generate an adaptive delay by measuring the gate resistor temperature in order to offset any error. This, however, will increase hardware complexity. Table II shows results using the measurement circuit while Fig. 7 presents the results measured from the oscilloscope. V GE(pre-th) was measured at t = 1.18 µs (see the zoomed area in Fig. 7 ) and based on Fig. 4 , the temperatures in Table II were calculated. Table II shows that the monitoring circuit has an error of 3°C. The error is due to the resolution of ADC used being limited to 10 bit. This can be improved by using an ADC with a higher resolution. The error is also due to the linear interpolation in Fig. 4 .
VI. DISCUSSION
This section investigates the impact on environmental changes like temperature change in R Gext or changes in the supply voltage V GG . In addition, measurement is repeated using a second power module from the same batch to show repeatability of V GE(pre-th) using fixed time delay. Fig. 8 shows simulation results of the voltage change for an 80°C temperature rise in R Gext . The resistor has a TCR of 100 ppm/K [19] , thus, the overall resistance changes to 3.93 Ω. Fig. 8 shows that the voltage error can be neglected as the impact on the gate-emitter voltage is small. Fig. 9 shows simulation results by varying the gate supply voltage from −10 to −9.8 V. The gate driver used is the 2SC0535T2A1-33 from CONCEPT [20] that comes with temperature compensation. −9.8 V is an error of 2% which is within the specification. Fig. 9 shows that the time shift can be ignored that is caused by the change of the supply voltage. Fig. 10 shows the measurement on a second power module taken from the same batch to compare the measurement error between different devices. At 1.18 µs the recorded error is: 1.1% at 20°C, 0.5% at 50°C, and 2.9% at 80°C. The errors show that the technique is repeatable. However, if high accuracy is required, each IGBT power module must be individually characterized.
VII. CONCLUSION
This letter has presented V GE(pre-th) as a TSEP that requires no complex hardware, does not involve data processing, and requires no current sensors. Consequently, hardware requirement is low compared to other TSEPs. In addition, V GE(pre-th) avoids self-heating, which most TSEPs suffer from. V GE(pre−th ) is measured just prior V GE(th) by using a voltage sensor and a counter. The letter characterizes V GE(pre-th) both in simulation and experimentally. The letter also shows the practical implementation of a monitoring circuit. In the characterization a 3.3 kV, 800 A IGBT module was used. The temperature sensitivity measured during the experiments is linear with −2.2 mV/°C. It was demonstrated that V GE(pre-th) captures the hottest chip temperatures. The impact on external tolerances, such as external gate resistor changes, has been discussed. The counter could be made adaptive to compensate for possible changes. The developed monitoring circuit has a 10-bit resolution resulting in a 3°C temperature error. The error can be reduced by increasing the ADC resolution. Future work will be to demonstrate the representativeness and the performance of V GE(pre-th) in an operative converter configuration.
